Efficient associative computation with memristive synapses.

Andreas Knoblauch

2012

Preprint:

This is an accepted article published in Proceedings of the 16th International Conference on Cognitive and Neural Systems (ICCNS). The final authenticated version is available online at: https://doi.org/[DOI not available]

Efficient associative computation with memristives ynapses

AndreasKnoblauch

HondaResearchInstituteEuropeGmbH,Carl-Legien-S trasse30,D-63073Offenbach/Main,Germany email: andreas.knoblauch@honda-ri.de

Neuralassociativenetworksareapromisingcomput ofthebrainandimplementinglargescalecognitive cellassemblies[1].Previousworkshaveextensi networks assuming linear models of the Hopfield-type Steinbuch/Willshaw-type[3]. We have recently devel learning[4]anddevelopedefficientdiscretization ifemploying an appropriate synaptic learning rule, same computational capacities as real-valued synaps On the other hand, there are recent developments of activitydependmodificationofresistanceinasim so-called memristors allown an oscale integration an efficient interms of space and energy compared to implement individual synapses with single memristor learning.Bycontrast, current digital neuromorphic eachsynapserequiresmanycircuitelementstoreal This simulation study investigates neural associati using the model of Strukov and colleagues [6]. Spec connected feed-forward networks of two neuron popul to learn a set of M memory associations between add memory patterns correspond to binary activity vecto retrieval by activating noisy address patterns (50% original content patterns. Pattern capacity M levelbelow $\varepsilon = 10\%$ (where the Baysian capacity bound is at M In a first approach we modeled Steinbuch-type netwo andpostsynapticactivitydrivesmemristorsintosa resultinarelativelylowstoragecapacity(M Second, we tried to implement optimal linear learni whereeachpre-/postsynapticpairingincreasescond atheoretical analysis, such networks can implement lowcapacity(M $_{0,1}\approx 15$).

Inthefinalapproach, we modeled each synapse by a to prevent leakage currents. With this and a dedica approximate optimal linear covariance learning and Surprisingly, capacity can be significantly increas weakestsynapses are driven to maximal and minimal Such thresholding of conductances leaves the memris operation and the resulting capacity is virtually e synaptic strengths obtained from Bayesian learning Thus, our results show that memristor-based network

computation. This encourages further investigation of networks and the design of corresponding general pu computation.

ationalparadigm,bothformodelingneuralci rcuits systemsbasedonassociativecomputationandHebbi an velyinvestigatedoptimalsynapticlearninginasso ciative eld-type [2] or simple non-linear models of the vel oped a unifying framework of Bayesian associative sthereof[5].Onesurprisingresultofthesestudi esisthat, low precision or even binary synapses have almost the esemploying Bayesian learning.

imprecise analog electric storage elements that al low ilarway assynapses modify synaptic strength [6]. These dpromise to make neuromorphic hardware much more digital VLSI. For example, it may be come possible t o r seach embodying analog synaptic computation and hardware suffers from a "synaptic bottleneck" beca use izelocallearning and memory [7].

ve networks with different memristor-based synapses ifically, we simulated different types of completel y ationsuandv(sizesm=1000,n=300). The task was

een add ress patterns u^{μ} and content patterns v^{μ}, where y vecto rs (10% active units). After learning, we tested 50% noise) and comparing the resulting output with the ε was estimated from the maximal M that keeps output noise

yboundisatM $_{0.1}\approx 320$ for the described parameters [4]). netwo rks of binary synapses where coincident presynaptic osa turation. Such implementations are straight-forward , but $_{0.1}\approx 70$) as expected from the ory [3].

> ng by driving memristors at a linear working point uctance by a fixed amount. However, as confirmed by only trivial linear learning rules and achieve only yvery

 $\begin{array}{ll} memristor and an additional Zenerdiode-type eleme & nt \\ ted pre-/postsynaptic signaling it becomes possible & to \\ to reach a much higher storage capacity (M _{0.1} \approx 150). \end{array}$

ed if, in a subsequent learning stage, the stronges t and conductances, respectively (M $_{0.1} \approx 200$).

tors much more robust against noise during retrieva l quivalent to the capacity for optimal binarization of $(M_{0,1}\approx 205)[4]$.

s can, in principle, implement efficient associativ e of memristor-based hardware realizations of neural pu rpose large-scale architectures for associative

[1]R.Fay,U.Kaufmann,A.Knoblauch,H.Markert,G.Pa lm,LNAI3575:118-143,Springer,2005

[2]P.Dayan, D.Willshaw, Biological Cybernetics 65: 253-265, 1991

[3]A.Knoblauch,G.Palm,F.Sommer,NeuralComputati on22(2):289-341,2010

[4]A.Knoblauch;NeuralComputation23(6):1393-1451 ,2011

[5] A.Knoblauch, Proceedings IJCNN, 4271-4278, 2010 (also: HRI-EU Report 09-03, Honda Research InstituteEurope,Offenbach,Germany,2009)

[6]D.Strukov,G.Snider,D.Stewart,R.Williams;Nat ure453:80-83,2008

[7] J.Schemmel, D.Brüderle, A.Grübl, M.Hock, K.Meier, S.Millner; IEEE International Symposium on CircuitsandSystems, 2010